## IN THE CLAIMS:

The following is a current listing of claims and will replace all prior versions and listings of claims in the application. Please amend the claims as follows:

1-15. (Canceled).

16. (Previously Presented) A method of reading  $\underline{n}$  ( $n \ge 2$ ) number of bits (X1, X2, ..., Xn) from a plurality of multilevel memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing  $2^n$  levels of data each expressed by the bits (X1, X2, ..., and Xn), comprising the steps of:

converting a logical address into a physical address included in the physical address space; judging whether a logical address space including the logical address matches the physical address space;

specifying the most significant bit X1 by applying a predetermined reference voltage to a gate of the transistor to determine whether a current flows between a source and a drain of the transistor when the logical address space matches the physical address space; and

outputting the specified bit from one of the cells corresponding to the physical address.

17. (Previously Presented) The method according to claim 16 further comprises the step of specifying the bits (X1, X2, ..., Xn) by applying maximum <u>n</u> number of different reference voltages to the gate of the transistor at a specific voltage applying order until a current flows between the source and the drain when judged that the logical address space does not match the physical address space.

18-21. (Canceled).

22. (Previously Presented) A computer readable medium storing program code for causing a computer to read  $\underline{n}$  ( $n \ge 2$ ) number of bits (X1, X2, ..., Xn) from a plurality of multilevel

memory cells arranged so as to correspond to a physical address space, each cell having at least one transistor, each cell storing 2<sup>n</sup> levels of data each expressed by the bits (X1, X2, ..., Xn), comprising:

first program code means for converting a logical address into a physical address included in the physical address space;

second program code means for judging whether a logical address space including the logical address matches the physical address space;

third program code means for specifying the most significant bit X1 by applying a reference voltage to a gate of the transistor when the logical address space matches the physical address space to determine whether a current flows between a source and a drain of the transistor; and

fourth program code means for outputting the specified bit from one of the cells corresponding to the physical address.

23. (Previously Presented) The computer readable medium according to claim 22 further comprising the program code means for specifying the bits (X1, X2, ..., Xn) by applying maximum <u>n</u> number of different reference voltages to the gate of the transistor at a specific voltage applying order until a current flows between the source and the drain when judged that the logical address space does not match the physical address space.

24-68. (Canceled).